Abstract: Hardware/software co-design and (re)configurable computing with field programmable gate arrays (FPGAs) are used to create a highly efficient implementation of the Java virtual machine (JVM). Guidelines are provided for applying a general hardware/software co-design process to virtual machines, as are algorithms for context switching between the hardware and software partitions. The advantages of using co-design as an implementation approach for virtual machines are assessed using several benchmarks applied to the implemented co-design of the JVM. It is shown that significant performance improvements are achievable with appropriate architectural and co-design choices. The co-designed JVM could be a cost-effective solution for use in situations where the usual methods of virtual machine acceleration are inappropriate.
Introduction
We propose a co-designed configurable paradigm for implementation of the Java virtual machine (JVM). The lessons we have learned can be applied to other virtual machines which share similarities with the JVM. Our aim is to provide the performance gains of hardware support, but at less cost and with more flexibility than a custom hardware approach. We have applied our strategy to the full Java VM, not to a subset.
We are not concerned with broad methodologies for codesign of general systems using (re)configurable logic. Instead, we focus on the special needs and characteristics of virtual machines. The proposed co-designed JVM runs on a regular processor. It contains a hardware partition, implemented using a field programmable gate array (FPGA) as a co-processor, to obtain an inexpensive performance enhancement.
Another design decision is to use static configurable computing -the JVM does not change its partitioned configuration once designed and downloaded. The partition is independent of the applications running on the JVM and does not change dynamically. However, each application running on the JVM dynamically switches execution between the software and hardware portions as directed by our algorithms. Our JVM can run many threads in parallel if required. Although our JVM co-design does not involve dynamic reconfiguration of the FPGA, its easy configurability has allowed us to experiment with different co-designs and compare their overall effectiveness.
Our research has three main goals:
(i) The first is simply to provide better performance for the JVM.
(ii) The second goal is to broaden the use of reconfigurable hardware from narrow domains, as is common, and apply it to a more general purpose computing platform.
(iii) The third goal is to apply some specific techniques developed for this domain, the co-design of a virtual machine, in contrast to adopting more general guidelines and strategies.
We have made progress towards all three goals to arrive at a final design which promises enhanced performance combined with ease of use.
Overview of new design
Our proposed design for the Java VM necessarily involves many different ideas and requires making many choices. The main ones are briefly listed below. Detailed explanations are provided later in this paper.
. The functionality of a complete JVM specification is delivered in the co-designed JVM, not a subset or 'embedded' version of the specification.
. The basic platform uses a general purpose processor (Intel Pentium) combined with a co-processor, implemented using an FPGA (Altera Apex EP20K), which contains the hardware partition of the JVM.
. The FPGA communicates with the processor and memory through a 33 MHz 32-bit PCI system bus, using its local cache memory independently.
. The software partition includes the original full virtual machine, while the hardware partition duplicates a selected subset of the JVM. Thus the two partitions do not provide disjoint functionality (as is commonly found in general codesigns), and the JVM can run solely in software mode if desired.
. Three different scenarios are presented for partitioning which reflect different underlying resources requirements.
. Each application running on the co-designed JVM platform makes dynamic decisions, using the proposed algorithms, for when to switch between the software and hardware execution modes.
. The hardware partition implements a separate stack-based architecture, which is appropriate for a stack-based virtual machine like the JVM.
Overview of paper
The following Sections contain an in-depth discussion of the major issues that arose in our development of a co-designed JVM. The following topics are covered:
. Justification of why choosing a co-processor solution over other possibilities is a better solution.
. The partitioning strategy and the use of overlapping hardware and software partitions to allow for selective dynamic context switching.
. The algorithms for dynamically switching between the software and hardware modes of execution.
. Developing a generic hardware design that can be adapted for other virtual computing platforms.
We include an analysis of the performance of the codesigned implementation of the Java VM. The co-designed JVM is simulated by a software-only JVM which has been instrumented with extra code to accumulate the costs of context switches, communication delays and the time spent in each execution mode. The simulation approach allows different combinations of speeds for the processor, the FPGA board, communication, and memory accesses to be assessed. In the optimal scenario, an average reduction in computation time of 40% is achievable when compared to a standard JVM which interpretively executes bytecode instructions.
Background and related work
Hardware=software co-designed systems are revolutionising embedded systems and solutions based on SoCs (system on chips). Combined with the use of programmable logic devices such as FPGAs (field programmable gate arrays), there are new opportunities for great flexibility combined with fast execution. Other researchers have explored the use of hardware to accelerate execution of Java, and their results are surveyed below.
Virtual machines design and performance
Performance improvement of virtual machines is a major research topic. The techniques have spanned all aspects, including creation of more efficient source code, compiler optimisation techniques, just-in-time compilation, and replacing software with hardware. Some techniques yield useful performance increases and are commonly used in virtual machine implementations, while others have not reached the mainstream. Even though the performance gap has decreased, there is still a significant loss in performance when a program is run on a virtual computing platform as compared to that program compiled for the underlying native computer. A variety of techniques for boosting the performance of Java exist [1, 2] . The most successful software-based approach for improving performance is probably the use of just-in-time (JIT) compilation. Several JIT compilers are available for Java where they compile chunks of bytecode, usually an entire Java method at a time, into native code at execution time. Thus compilation time must be added to the total execution time [3 -5] . Some Java environments provide a clever mix of interpretation and compilation techniques, using profiling information to decide which methods should be JIT-compiled [5] .
The goal for such JIT compilers is to expend effort only on those program fragments which are executed frequently. Adding hardware support to the JVM is an obvious way to improve performance. This idea can be realised in any of three ways: (i) create a microprocessor that is optimised for the JVM, yet still functions as a general processor; or (ii) make a stand-alone processor that runs as a dedicated virtual machine; or (iii) create a co-processor that works in tandem with the general microprocessor.
Designing processors which are language specific would produce useful speed-ups; however, they require custom hardware, are very inflexible and would be quite unsuitable for other purposes. Some Java processors exist, but their success and market penetration are still topics of discussion. They are aimed mostly at the embedded systems market and normally implement a subset of the full JVM [6 -9] . Examples of hardware support for stack processing in Java with dynamic translation to a RISC instruction set can be found in [10 -12] .
Parts of the JVM have already been turned into FPGA designs. Schoeberl [9] uses them to compress some optimised instructions which control asynchronous motors. Alliance Core [13] and Ha et al. [14] built an FPGA-based small JVM for web applications. Kreuzinger et al. [15] exploit FPGA hardware parallelism to implement multiple threads. Finally, a similar architecture to our design was produced by Radhakrishnan et al. [16] , who JIT-compile Java bytecode to native code using an FPGA instead of a software compiler. Their approach does not use a completely separate co-processing strategy, but incorporates the hardware into an instruction-path co-processing implementation. Cardoso and Neto [17] use the methodology of finding 'hot-spots' for execution in the Java bytecode of a given application and generate a hardware specification (VHDL) for that block of bytecode.
In contrast to much of the previous work, our research pursues a full implementation of the JVM. We wish to make the co-processor work in unison with a general microprocessor to increase performance [18] while providing maximum flexibility. Our solution will be cost-effective for deployment in situations where a general-purpose computer is needed but cost should be kept to a minimum. The combination of a low-cost general microprocessor coupled with an FPGA should be much more cost-effective for running Java code than the use of a processor which is sufficiently powerful to support a JIT compiler.
Previously published works by the authors on the subject present preliminary results focused on some aspects of the co-designed JVM [18, 19] without considering the results of their effect on the JVM as a whole. This paper focuses on the overall co-design process, the integration of the finer caveats of the design, and the end performance results that can be achieved. In addition, since the preliminary work was completed, several design changes have taken place, and these are reflected in this paper [20] .
Hardware=software co-design and (re)configurable computing
Hardware and software components have always been parts of an overall system design. However, use of a co-design methodology implies a synergy of design throughout, as opposed to early partitioning and design integration at the end. Co-design is a major research area which is growing in importance, especially because of its relevance to the design of embedded systems. There are paradigms and support tools for each associated phase of co-design [21] , while system design environments such as SystemC and Handel-C allow the specification of both hardware and software partitions in a common language, and support co-design exploration [22 -24] .
Hardware components have traditionally been expensive and time-consuming to develop. Therefore a common viewpoint is that software, with its inherent flexibility, will adapt to the needs of the hardware and make up for any limitations. The emergence of (re)configurable hardware has considerably widened the range of possibilities. (Re)configurable computing has emerged to fill the gap between application specific integrated circuits (ASICs) and custom software [25] . It provides almost the performance of a custom ASIC plus the flexibility of software, usually through the use of FPGAs, which are to be found in many applications from satellite communication to portable devices. Devices exist such that a user can develop a hardware design using software tools and then program the device to provide the implementation, which becomes the custom hardware. Typically the problems addressed to date have been instance specific, but (re)configurable computing has increased the importance and scope of hardware=software co-design. It is now easier for developers to design solutions that utilise both hardware and software components, especially with recent improvements in the capabilities of programmable devices and decreases in costs [25, 26] .
Static reconfigurable computing (also known as configurable computing) configures the FPGA only at the start of a computation, and the configuration remains static throughout the execution. Dynamic reconfigurable computing differs in that the programmable device may be configured multiple times during the application's execution [25] .
The configurability of an FPGA implies that revised designs can be implemented quickly and inexpensively. Configurable computing is particularly useful for custom applications [25] , which may require upgrading on a regular basis. Much of the research in this area has been focused on providing support for implementation of designs. That research has provided methods for efficient partial and selective reconfiguration of devices [20] , plus providing tools to make the design process simpler, thus reducing the time to market and increasing overall usability. The potential advantages of reconfigurable computing have been great enough to solicit a high level of interest and suggest that it will only become even more pervasive in the future [27] .
New design -Part 1: Partitioning
This Section describes the design decisions, and the reasoning behind them, which produced the high level partitioning of instructions within the co-design of the virtual machine. Note that, in this Section, we use Java and the JVM as the specific technology that we wish to implement. However, similar arguments may be used for other programming languages and other VMs.
Co-processor motivation
Our goal was to provide a full virtual machine, the whole Java VM. That decision provides maximum flexibility to the software developers, while also demonstrating that any desired subset of the JVM instructions could be supported if it were known that a subset would suffice. The co-processor should be accessible to the system through one of the many available system buses or on the mainboard. A design that uses system buses is preferable because of the current easy availability of FPGA add-on cards, while only a few commercial platforms are available which have a reconfigurable hardware unit on the system mainboard. However, the results of our research would still apply. The main difference would be in the speed of the connection between the co-processor and the host processor, and thus also in the speed of memory accesses.
Before we justify an implementation of the JVM with a co-processor, we should consider why we might want to implement the JVM, or any part of the JVM, in hardware at all. One solution that combines the advantages of Java with excellent execution efficiency is to use a JVM that incorporates a JIT compiler. If we assume that our computing platform includes a general-purpose processor, then the use of a JIT is quite feasible and would often provide the best solution. However, the JIT itself is a CPUintensive application and requires significant extra memory resources, both for itself and for the generated native code. If the goal is to use the cheapest possible processor with minimum memory resources, then we contend that a slower processor running Java code, combined with an FPGA for accelerating the JVM, can be a more cost-effective solution.
Different hardware solutions have their merits and flaws. The Java co-processor is the most appealing to us because it does not replace any existing technology; instead it supplements current technology to solve the problem. In comparison to a stand-alone Java processor, this solution provides greater flexibility to adapt to future revisions to the Java platform. With it available as an add-on, systems that are not required to provide fast execution of Java can simply continue to use a pure software solution. Using configurable logic for the hardware partition is advantageous for fast development and also for use in other applications; however, an ASIC could also be used for implementation of the hardware partition in this research.
Overlapped hardware and software partitions
The performance of the virtual machine is highly dependent on partitioning choices that are made early in the design process. Performance issues arise mainly with the communication interface where penalties are incurred for communication between the partitions, as discussed below. There are three different starting points from which the partitioning process can be undertaken. We can begin from: (i) a specification of the virtual machine; (ii) an existing software-only implementation of a virtual machine; or (iii) a hardware-only implementation of the virtual machine. Each of these different starting points for the co-design process implies that we shift features and support of the virtual machine between possible hardware and software components, with several iterations for fine-tuning. We started from the JVM specification in our project.
Typically, the larger the portion of the system implemented in hardware, the faster the system and the more expensive the implementation. For this research, the partitioning strategy focuses on providing performance improvements. While special attention is required concerning the underlying resources, we did not focus on the specifics of the necessary resources required. It has been decided to address this aspect by providing various configurations of the virtual machine, as discussed in the following Section. This solution allows the end user to determine the acceptable tradeoff between cost and performance, which is especially important given the wide range of implementation hardware available.
The first problem is to decide which characteristics of the virtual machine the partitioning strategy can focus on to achieve a suitable initial partitioning. Most virtual machines can be divided into two parts. For the JVM, there is a low-level part which emulates the JVM instruction set using the underlying hardware architecture, and there is a high-level part -the system infrastructure which supports class loading, verification of code, thread scheduling, memory management and exception handling, amongst other tasks. It is undesirable to give the infrastructure tasks to the hardware partition due to the requirements of the operations, though the stand-alone task of code verification would seem to be a plausible possibility and one that we leave for further investigation.
Of the JVM instructions, those related to object manipulation are unsuitable for implementation in hardware. They include instructions for accessing object data, creating class instances, invoking object methods, type checking, using synchronisation monitors, and exception support. None of these instructions can easily be implemented in hardware since they may cause new classes to be loaded and then verified. Loading and verification involve locating the bytecode for a class, either from disk or over the network, and verifying that it does not contain any security violations. Additionally, the instruction may require creation of a new object. In this case, accesses to the virtual machine memory heap and to the list of runnable objects may be performed. The process is complicated and requires a significant amount of communication with the host system. It would therefore usually be better to execute the instruction entirely on the host system in software rather than within the co-processor hardware.
Exceptions are a very complex mechanism to implement in any situation because of their effect on the execution stack and the flow of control. Throwing an exception implies searching through one or more class exception tables to find the location where the exception is finally caught, and deallocation of the stack frames of all methods which are exited. An exception in Java also involves the creation of an exception object that is passed back to the exception handler. This can result in class loading and bytecode verification as part of the exception throwing process. As a result of all this potential complexity, support for exceptions should remain in software where the execution stack can be manipulated more easily.
The instruction set of the JVM shares some characteristics with traditional processors and our implementation can imitate implementation techniques which are standard for those processors. For example, the fetch, decode and execute steps of an instruction can usually be performed in parallel. Pipelining of instructions in this manner can yield up to a three-fold increase in speed. While a factor of three may not be attainable in practice because of unequal task durations and context switches between hardware and software, the potential gains are still very enticing. These performance improvements are above and beyond the effect of having a dedicated computing element instead of sharing the processor with other applications.
Some JVM instructions are similar to those found on typical processors or co-processor units, for example arithmetic operations. The key differences between the hardware partition and typical processors are the Java specific instructions and the underlying stack-based architecture. The quick versions of the object-oriented instructions of Java are a case in point. The first time an instruction for creating new objects, accessing synchronisation monitors, invoking object methods, or accessing object data is executed, it runs relatively slowly because of various checks and even class loading that may take place. After the instruction is executed, the instruction is replaced in the bytecode sequence with a quick version of the instruction. Subsequent executions run much faster because class loading or verification is known not to be required. Implementing the quick instructions in hardware can contribute significantly to the hardware speed-up of Java.
An important idea for enhancing the partitioning strategy is to have the subset of instructions implemented in hardware completely replicated in software. There is no significant cost, other than a little extra memory on the host system and, perhaps, software development time, for having some overlap. The overlap between the two partitions provides flexibility for how an application is executed in the virtual machine. It can help the virtual machine avoid a situation similar to thrashing, which might happen if the program had to switch execution modes repeatedly due to the predefined disjoint partitions. It also provides a greater potential for parallel execution between the two computing elements, as may occur with two threads running in parallel. We plan to conduct future research into this source of parallelism.
Three progressive partitions for Java VM
The more instructions that can be implemented in hardware the better, since the overall purpose of this co-design is to obtain faster execution through pipelining the fetchdecode -execute loop. It is also desirable to minimise the frequency of switching between the software and hardware execution modes. Both the frequency of occurrence of the individual instructions and how the instructions are grouped together in the bytecode are important. This is demonstrated later in Section 7 of the paper.
We have explored three different hardware=software partitioning schemes, named compact, host and full (see Fig. 1 ).
Compact:
The compact partitioning includes the instructions targeted as fundamental and requiring minimal system knowledge for execution. This scheme minimises the necessary data that must be exchanged for execution. It produces a configuration that needs the least hardware support. The minimal data exchange is viewed as a potential benefit in the event that the communication medium between the FPGA and the host system is slow (e.g. a PCI bus). Thus, this partition is intended for environments with a small FPGA, a slow communication bus, or both. The list of typical instruction groups that comprise this partition are as follows:
. constant instructions that perform a fixed operation on data and do not change the state of execution other than a simple data register assignment . data assignments or retrievals from the temporary register stores . basic arithmetic and logic operations on local data values . stack manipulation (which are translated into basic memory assignments) . comparison and branching operators. Branch instructions simply change the program counter -however, they represent a challenge in the hardware design for pipelining of instructions . load and store instructions of various kinds, for different data types and operand locations . operations needed for communication support. The hardware partition must contain functionality to communicate with the software, if necessary, through the bus; with the compact partition, the support is limited and it only retrieves data from its own local memory.
Host:
The host partition augments the compact partition with support for accessing a common memory store between hardware and software. It may be used with a medium sized FPGA that has support for accessing the global data space of the application. There is usually too much global data to hold in the limited external cache memory available to the FPGA, plus there is the penalty in communication to transfer all potential data to the local memory cache. This partition carries the cost of extra logic in hardware to communicate with the host's memory system -thus the separate partition configuration. The most important extra instructions include:
. instructions for array access and obtaining the lengths of arrays. They simplify into memory accesses to the VM's object store plus accessing the header information of an array from the general heap of the VM.
Full:
The full partition scheme provides added support for quick or augmenting instructions, which replace their normal equivalents after the initial execution of an instruction. These provide a unique challenge in that the initial instance of the instruction is not capable of being supported in hardware. However, the replacement quick version, substituted after initial execution, is a simple instruction where any constraints that prevented the original instruction from being contained in the hardware partition are gone. An example quick instruction in the JVM is getfield. On its first execution, a new class may have to be loaded; however, subsequent executions may be executed with knowledge that the class has been loaded. The JVM implementation of getfield therefore overwrites the instruction with its quick form as soon as it has been executed.
For all three schemes, instructions for method invocation and method return belong in the software partition. Invocation can, like object access in general, involve class loading and verification as well as updating the stack; return instructions involve more stack updates and deallocation of storage for local method variables. By having both invocation and return instructions in the software partition, we also simplify implementation of the hardware partition because it will need access to the bytecode of one method at a time.
Our three partitioning schemes provide varying levels of hardware support and resource requirements, each partition being an extension of the former, as shown in Fig. 1 . These partitioning schemes may not be suitable for all architectural environments. However, they would be good starting points for a solution. Incremental changes to fine tune the partitioning can be easily made, adding or deleting instructions as needed to utilise the resources better.
Our partitioning approach should provide some useful lessons for other virtual machine platforms. Whether or not an instruction should be provided in the hardware partition for this research depends on several key factors such as performance, design space, communication overheads and memory. To aid the partitioning process, the following guidelines can be used to identify instructions for implementation in hardware:
(i) Execution speed and frequency are important criteria. If the instruction implemented in software performs significantly slower than the equivalent hardware implementation, then inclusion in the hardware partition is favourable. Likewise, any execution gains (or losses) experienced with a given instruction in a partition are multiplied by its frequency. If the software and hardware implementations provide comparable performance, one must consider other factors -for example, the available design space and communication between partitions.
(ii) Instructions in hardware have limited memory access. Limited memory in this sense refers to both the space and speed of the memory. The instruction should only require data that can be stored in data spaces that are directly and easily accessible to the hardware partition. Instructions that need access to only the temporary register space for intermediate values or cached local variables are good candidates for hardware implementation. It may also be possible to implement instructions in hardware that access the heap, but this is dependent on the support for such accesses. Such a possibility assumes that the capability is available at all and the penalty for memory access is not prohibitive. It is apparent that the communication bus between the partitions to offer high levels of memory access must operate at a high bandwidth or else it will contribute to a degradation of performance. As will be presented later, the communication between partitions will also have an effect on the run-time scheduling of execution between partitions. (iii) Instructions chosen for hardware implementation should execute only a predictable and simple task. Selection of instructions under these conditions allows the hardware design to be capable of predicting the execution flow of instructions and to utilise pipelining. An instruction's simplicity is based on the area required to implement the instruction in hardware. Choosing simple instructions ensures modest resource requirements for instruction support, allowing more instructions to be supported in the hardware partition. (iv) Depending on the target architecture, the resource usage of instructions within the target device can be a concern. This research is currently targeting an FPGA device. With the varying sizes of FPGAs that are available, it is possible that the device cannot hold the desirable partitioning of instructions. For the partitioning schemes presented, this is not a factor, but may pose an issue when later implementing the design in a specific physical architecture. This can be addressed at a later time through refinements of the original partitioning scheme.
New design -Part 2: Hardware architecture
This Section describes the implementation outline of the co-processor partition of the virtual machine. Simply implementing a portion of the virtual machine in hardware does not guarantee better performance. A performance increase must result from some characteristics of the hardware environment. One such characteristic is the parallel nature of hardware. With an appropriate division of the hardware partition into smaller parallel tasks, the hardware can contribute to a significant increase in performance [28] . Using the partitioning scheme discussed above, the hardware partition contains the instruction level fetch, decode, and execute stages. These stages are traditionally implemented in parallel in hardware architectures, with each stage forwarding its result to the next. In software, these stages are executed sequentially. By implementing these stages as a pipeline, there is a potential threefold speed increase. In this manner, the power of the hardware environment is exploited.
In addition to parallel execution of the 'fetch -decodeexecute' pipeline, two more performance improvements can be sought. The first of these is the dedicated execution environment. When executing a virtual machine in software, it executes as an application program on the host system. The Java program thus has an extra layer of software between it and access to resources managed by the system. Sharing those resources is also a performance issue because the JVM has to compete as a single application with other applications. When running a multithreaded operating system, competition for resources may decrease the virtual machine's performance. When executed on a dedicated hardware device, such issues are removed.
The second performance increase comes with the addition of an additional processing element to the system. With this comes the ability to execute both the hardware and software partitions in parallel. Although this may not be possible at a low level within a single execution thread because of data dependencies, it is feasible to execute other threads. Many virtual machines, including the JVM, are multithreaded. Even when no other Java threads are active, it is possible to make use of the now available cycles on the host processor to perform virtual machine maintenance such as garbage collection or class loading. Although our experiments did not take advantage of this possibility, it would certainly contribute to performance.
The above-mentioned techniques can result in various effects on performance based on the choice of physical hardware resources used to realise the implementation. Some choices can possibly even lead to performance degradation due to slower clock rates or slow communication between partitions. Figure 2 shows a generic hardware architecture for a virtual machine. While a specific virtual machine may require additional hardware components, virtual machines in general can utilise this scheme to execute the instructions in the hardware partition. The following subsections discuss each of the units in detail and their purpose in the architecture.
Host interface
The host interface is the central point within the architecture for communication with both the on-board memory and the host computer. It is involved in retrieving instructions and data as well as handshaking with the software partition in performing context switches. Bytecodes are retrieved from the external memory and are pipelined to the instruction buffer. Any requests from the instruction buffer to change the address for instruction fetching results in a delay of execution.
The data cache controller only requests data when the current instruction requires the data for execution. The execution engine can signal several different requests. These requests include: context switching the execution back to software in the event of encountering an unsupported instruction; exchanges of data items when the local cache of the top of the JVM stack needs to be updated; or obtaining data from the software partition (i.e. an item from the constant pool). Only one of these requests is possible at a time and each results in execution being suspended until the request is serviced. Thus, a request from either of these units takes precedence over fetching new instructions and is serviced immediately. This has the effect of causing a variable delay in processing due to the varying complexity of transaction requests to service.
Instruction buffer
The instruction buffer acts as both a cache and a decoder for instructions. The cache can be a variable size, and is determined by the amount of resources one wants to commit. A larger cache is preferable as it provides a higher hit rate that the next instruction will be available on executing a branch instruction. There is no real disadvantage to having a large cache, other than the cost of physical resources. When the cache has room for more instructions, or the instruction required by the execution engine is not located in the cache, then the instruction buffer requests the next instruction from the host interface.
The instructions of the JVM have different sizes, and there are no padding bytes between them to maintain alignment in memory. Fortunately the absence of padding bytes reduces the amount of data to be transferred between the hardware and software partitions when performing a context switch. Therefore, our design performs the decoding and aligning of instructions in the hardware partition. This also optimises the utilisation of the local memory.
The instruction buffer decodes the next instruction for the execution engine to execute and pipelines the instruction. The instruction buffer predicts no branching and feeds the next sequential instruction. In the event that a branch occurs, the execution engine ignores the incorrect pipelined instruction, and the instruction buffer pipelines the correct instruction. This may take a variable amount of time depending on cache hits and misses. In the event of a cache miss, the instruction cache is cleared and it starts re-filling at the new branch address.
Execution engine
The execution engine receives aligned instructions from the instruction buffer to execute. To assist execution, the execution engine has a hardware cache that contains the top elements on the stack. When the cache overflows or underflows, stack elements are exchanged with the host interface that manages the complete stack in the external local memory. The thresholds are adjustable, but are set to target holding at least four stack elements of data and maintaining at least four empty slots in the cache. The elements in the stack cache are loaded and stored on demand. This approach protects against loading unnecessary stack elements. It is not seen as a performance penalty when the stack elements are required and execution is stalled, since execution would have been delayed in any case.
The data cache controller is used to fetch=store data from=to the current execution frame's local variables. Data that are required in the execution engine from the constant pool are received directly through the host interface. Thus, instructions that require access to the constant pool or local variables incur a performance hit. This is unavoidable due to the potential size of both the constant pool and local variables. The JVM avoids occurrences of taking this hit by loading data onto the stack, performing its manipulations there, and only storing the result back to memory when the calculation is complete.
Data cache controller
The data cache controller is responsible for interacting with the external local memory both for loading and storing data from any local variables. Ideally it contains a cache that buffers data to reduce the number of transactions with the external memory. This cache is a write-on-demand architecture that writes cache data to the external local RAM immediately on writing to the cache. This prevents against the cache having to be flushed when execution returns to software. In the event that resources are unavailable to house a cache, the size of the cache can be zero, which results in a memory transaction every time the execution engine makes a request. The effects of this on performance depend on the relative penalties for accessing RAM instead of the cache in the physical architecture.
New design -Part 3: Software and interface architectures
A co-designed virtual machine requires an additional software component, namely an interface to the hardware partition. It is a significant aspect and, arguably, the most important for the co-design process. Without an efficient interface between hardware and software, the co-design can fail to provide a solution that meets the requirements. As discussed earlier, the full virtual machine is implemented in software and therefore only minimal changes are required to support the co-design solution. It must: The host interface and the hardware handler communicate through the bus as implemented in the available resources: either the main system connection on the main board or a PCI-type bus to another board containing the FPGA.
The hardware handler is the only difference in the software architecture when compared to a fully software virtual machine. Figure 3 shows how the hardware handler fits within the software architecture of the JVM and shows the internal communication structure. The component has access to both the instance and object stores to access data on behalf of the hardware design. It also communicates with both the scheduler and the thread pool. This link allows the scheduler to pass a Java thread for execution in hardware. Once execution in hardware is complete, the thread is returned to the ready queue in the thread pool. An important feature of this design is that the hardware handler is the central point of communication with the hardware partition. This allows for easy control over the thread that is executing in hardware. Figure 3 also shows an overview of the interface between the hardware and software partitions in the JVM. Since this is a small change to the software design, it is straightforward to reuse most of the source code of the JVM. In particular, all high-level scheduling, garbage collection, class loading and API support is reused.
Choosing an efficient communication strategy requires determination of the necessary data to be provided to the hardware device for execution, and the resulting generated data after the hardware partition finishes a task. A transfer of control from the software partition to the hardware partition requires, in general, transmission of the complete execution state for a method. For the JVM, these data include:
. the program counter . the stack pointer . the local variable store pointer . the constant pool pointer.
When the development environment has distinct memory regions for the host processor and the hardware partition, as was the case for our first prototype, transmission of pointers is insufficient. Some memory regions themselves must also be transferred. These are:
(i) the method block which contains the Java bytecode to execute (ii) the execution stack that is used for holding temporary values during execution (iii) the local variable store containing data values used within the method (iv) the constant pool which contains constants used within the current execution state.
Several measurements were taken to determine the actual cost of communication between the host and the co-processor connected in different architectures. Context switches vary in cost depending on the amount of data that Fig. 3 Software partition design of Java co-processor must be transferred, and that is dependent on the current execution state. It is important to note that not all these data have to be returned on completion of execution. With the different partitioning strategies proposed in this paper, neither the bytecode of the method nor the constant pool will be changed by instructions executed in hardware. Only parts of the other memory regions need be returned, but determining which parts requires some extra support in the implementation. Figure 4 shows the amount of data that is transferred on average for a context switch in both directions for five different benchmarks.
Run-time context switching
By providing an overlap in support between the hardware and software partitions, scheduling decisions can be performed at run-time for each specific application. In traditional co-designed systems, scheduling decisions occur during the design stage based on the functionality that is provided by each partition. With our new approach, since the partitioning scheme provides overlapping functionalities between hardware and software, the execution flow is more dynamic and can be decided at run-time. Since it is possible for the underlying architecture to have a distinct memory system for each processing unit (i.e. between the two partitions of the virtual machine), the cost of a context switch from one unit to another can be high due to the penalty in transferring the necessary data between memory subsystems. With this high cost, it is desirable to perform a context switch only when the performance gain of making the transition will result in a significant gain that outweighs the cost of the context switch.
Virtual machines need to load the user's application for execution, and it is possible to use the time during this loading process to examine the application's code for context switching. Starting with the knowledge of the underlying partitioning scheme of the virtual machine, regions of code in the particular application being loaded can be identified for execution in the appropriate partition. The bytecode of the application is scanned for sequences of instructions that can be executed in the faster hardware partition. The scanning process inserts a new opcode, conhw, into the bytecode before each such sequence. A switch of execution from software to hardware occurs when one of these instructions is encountered, and from hardware to software when either a complementary consw instruction is executed or when an instruction is encountered that can only be executed in software. Figure 5 depicts the overall co-designed Java virtual machine, with emphasis on the interface and how execution transfers between partitions.
There are various strategies that could be used for finding sequences of instructions that can be executed within the hardware partition. Owing to the influence that the physical underlying hardware architecture can have on scheduling results, it was decided that analysis of the application for scheduling would occur during the class loading process at run-time. This allows the user to indicate a minimum size for sequential bytecode blocks that will be considered suitable for execution in hardware. This threshold number can reflect characteristics such as the communication bandwidth and relative performance between the partitions. Our very simple analysis is performed assuming the instructions will be executed sequentially and that conditional branch instructions will not cause control transfers. Our simple approach incurs a low penalty at run-time for performing the analysis.
Three algorithms were developed and analysed: the pessimistic, optimistic and pushy algorithms [29] , and they are only summarised here briefly. Results from their performance on benchmarks are presented in Section 8. 1. The pessimistic algorithm creates regions of the application for executing in the hardware partition using only instructions that are guaranteed to always execute in hardware, thus omitting dynamic instructions (instructions that are overwritten by quick instruction variants at runtime). On class loading, the class is surveyed for methods. Each method is parsed sequentially to build a list of the bytecodes in the method. Simultaneously, each bytecode is checked for its suitability (based on being functionally supported in the hardware partition) to be executed in hardware. The start and end of continuous instructions satisfying this criteria are labelled with special instructions that transfer execution between each of the partitions. At run-time the user can specify a threshold number of continuous instructions to encounter to further tailor the regions. Finally, back-patching the bytecode is necessary to correct any branch offsets that may have changed with the insertion of new bytecodes. 2. The optimistic algorithm includes the dynamic instructions, as described in the full partition, when forming regions. This has the effect of identifying more regions in the bytecode that are suitable for hardware execution. It has the effect that the first execution of a region may result in preempting execution back to software, but is optimistic that the region will be executed many times and will therefore benefit from hardware acceleration on subsequent executions. 3. Both the pessimistic and optimistic algorithms work without any decisions during the actual execution phase. The third algorithm, pushy, attempts to 'force' execution back into the hardware partition whenever possible. This requires a decision during the execution of the bytecode, a penalty that raises the overall penalty for the analysis. During the initial scanning of the bytecode, all instructions that are either included in the hardware partition, or will eventually transform into an instruction in hardware, are considered to be executable in hardware. This assumes that the regions of the application will be executed multiple times. It typically results in creating larger and more regions for execution in hardware than a comparable algorithm that does not consider the dynamic instructions. During execution, whenever an instruction is encountered in the hardware partition that forces execution back into software, the instruction is executed in software as required, but the virtual machine attempts to force the execution back to the hardware partition as soon as possible. Execution now only remains in software when an explicit instruction requesting so is encountered.
An example of the pushy algorithm is given in Fig. 6 . It can be seen from this example that on lines 2 and 10 the explicit instructions for forcing the execution to a given partition are specified. Within this code block there are two sw=hw instructions (quick instructions). Under the pushy algorithm the very first time they are encountered they will force execution back to software to execute the software version of the instruction. On completion, the instruction will be replaced by its quick variant that is executable in hardware. Execution will then be pushed back to hardware. Only at the time when the consw instruction is encountered will execution return to the software partition. For the same block of bytecode, the optimistic algorithm would return to the software partition on encountering the first sw=hw instruction and remain there until another conhw instruction is encountered. This is undesirable if the loop block represented is to be executed frequently. The pessimistic algorithm would most likely not recognise this bytecode as suitable for hardware execution due to a lack of sequential hardware only instructions.
An even better analysis is possible by investigating the branching structure of the application; however, such an analysis is probably too costly to perform at run-time. Each of these algorithms are comparable with respect to performance. They all operate with a single parse over the bytecode, followed by a second partial parse to adjust previously identified branch instructions that may require an adjustment in branch offset. In general, a better analysis could certainly be performed at compile-time.
8 Evaluating the performance of a co-designed Java virtual machine
The co-design strategy described above was used to implement a full Java virtual machine. The implementation re-used source code from the Sun Microsystems Java SDK v1.4 and a custom simulator for the hardware partition. Standard benchmarks from the SpecJVM test suite were used to analyse the performance. Two additional benchmarks, n-queens and Mandelbrot, are included to provide a broader application set. Using this set, we can extract information regarding the co-design process, potential performance increases, physical hardware requirements, and identify further improvements. The analysis encompasses several design decisions and underlying possibilities for the architecture:
. Three types of hardware=software partitioning of the virtual machine (compact, host and full). . Three types of algorithms for context switching ( pessimistic, optimistic and pushy). . The physical communication interface available between the main processor, the FPGA co-processor and memory. . The relative clock speed differential between the main processor and the FPGA.
All of the analysis results have been gathered by executing each of the benchmarks through the simulation environment. This provides all of the necessary details that are of interest for analysis.
Simulation environment
Overall, the simulator's purpose is to give an indication of the potential performance of the co-design JVM. The software partition of the JVM can be built on the existing software used to implement a software-only solution. The hardware partition, however, requires a custom simulation environment that will easily integrate with the existing complex software partition specified in C. To accomplish this there are several smaller goals that the simulator must strive to achieve to provide an accurate indication. For this simulation these goals include: model the pipeline stages of fetching, decoding and executing Java Fig. 6 Bytecode example for pushy algorithm bytecodes in parallel; model each of the different hardware components (i.e. local memory and communication bus); and to provide an accurate behavioural model of the co-design JVM. To best achieve these goals, it is suitable for the simulator to leverage known characteristics of existing hardware components. Likewise, it is desirable for the simulator to be based on a specification language that is synthesisable into a hardware implementation.
It was decided to base the simulation on the VHDL behavioural model [26] . Limiting the usage of C in the implementation to only the subset of constructs that are supported by VHDL can contribute towards a later effort of converting the specification to VHDL if deemed desirable. Some additional effort is necessary to provide support for VHDL constructs that are not directly available in C. The simulator performs a time-driven simulation of the hardware design for the Java virtual machine. In this simulation, each of the different components in the design executes for one clock cycle and then interchanges signals that relay information between the components. Each of the different components in the hardware design is either implemented as a custom defined component or modelled using some other existing components. Issues such as the propagation of signals between components and ensuring that only basic synthesisable constructs of VHDL are used are addressed in [19] . Likewise, the simulator uses models based on IP cores to accurately simulate any caches, local memory and the PCI interface [19] .
Partitioning choices
For the three partitioning schemes described, success in achieving a performance increase is dependent on the application. If a significant majority of the instructions of a given application is contained in the implemented hardware partition of the virtual machine, this is certainly good for performance. For the Java VM case study, Fig. 7 shows the percentage of instructions supported in the hardware partitions, based on instruction frequency in the benchmarks. It can be seen that a high percentage of the instructions for each of the benchmarks is supported in the hardware partitions to varying degrees. For the minimal compact partitioning scheme, the coverage ranges between 51:5% and 94:6%; with an average of 68:2%: As expected, the full partitioning scheme provides even higher instruction coverage, ranging from 69% to 99:9% with an average of 87:2%:
A second metric that can be used to judge the coverage of the partitioning schemes is that of execution time. With the availability of a full software implementation of the Java VM, the time spent executing each of the instructions in the different partitioning schemes can be measured. Figure 8 shows the coverage of the three partitioning schemes for each of the benchmarks based on execution time without factoring in communication. The percentage rates reflect the amount of overall time spent executing instructions that belong to the hardware partition. For the minimal compact partitioning scheme, the coverage ranges between 46:5% and 95:7%; with an average of 67:7%: The full partitioning scheme provides even higher instruction coverage, with percentages of execution times ranging from 59:9% to 99:6% with an average of 84:9%:
These figures show little variance between measuring execution time and frequency of the hardware instructions. As such, simply using frequency of instructions can provide a reasonable basis for analysis.
Even in the worst case of the compact partitioning configuration, instruction coverage is at least 51% and the percentage of hardware execution time is at least 46%: With such a large amount of execution support provided by the accelerated hardware design, a co-designed solution yields a potential increase in performance. These percentages are in general lower than the percentages obtained through measuring instruction frequencies. This is due to the fact that instructions that remain in the software partition typically involve complex high level tasks, such as class loading and verification, and in turn they require comparatively large amounts of execution time or latencies in I=O functions. Despite the lower percentages, a significant portion of each of the applications' execution is supported by the hardware partition.
An important characteristic of the applications that is not captured by this analysis is that of instruction density. While it can be seen how much of the execution for each benchmark is performed in each partition, the number of times execution is transferred between the partitions is not shown. It is perceived that the optimal scenario is having minimal execution transfer between the hardware and software partitions. Thus, having a high hardware instruction density is desirable.
Context switching between partitions
A group of instructions executed in the hardware partition must achieve enough of a speed benefit to outweigh the overhead of the context switching from and back to the software partition. Our simulations showed that at least eight instructions need to be executed in hardware for there to be a net benefit. Figure 9 depicts for each of the benchmark applications the percentage of instruction coverage as a frequency. Each of the benchmarks are shown using each of the three switching algorithms under the full partitioning scheme. The block size threshold that is used for identifying bytecode regions for hardware execution is eight instructions [Note 1]. Figure 10 shows the same benchmarks, algorithms, and minimum of eight instructions necessary to move between partitions, but with the number of context switches that are necessary to attain this level of execution in the hardware partition.
There are two observations that can be made from these figures. First, none of the algorithms is suitable for all applications. Each algorithm has specific benchmarks where it excels and others where it fails to provide the best ratio of instructions=context switch executed in the hardware partition. Secondly, without considering the types of instructions, the minimum criteria of eight instructions for a context switch results in various degrees of success. For some benchmarks, the resulting coverage and number of context switches necessary to attain that coverage are good. For other benchmarks, it results in a high number of context switches and poor instruction coverage. While each of these algorithms provides various levels of success it demonstrates the dependence of the algorithms and minimum context switching criteria on the benchmarks themselves and their characteristics.
For the overall performance of the co-designed virtual machine, the results can be impressive. Table 1 presents the average performance results of a complete JVM using the co-designed methodology. All the benchmarks required less than the original 100% amount of execution time. On average, and under ideal conditions [Note 2], the benchmarks only required 40% of the original execution time. The system was analysed with two possibilities regarding the relative speeds of the main processor and of the FPGA containing the hardware partition of the VM, namely a 1:1 ratio (not achievable commercially yet) and a 1:5 ratio, which is more realistic. As the speed ratio between the physical hardware devices used for the software and hardware partitions increases, the performance decreases. The benchmarks show a ratio of 1:16 on average before the performance will be slower than the software solution. Some benchmarks are capable of handling a larger performance ratio. The most dramatic case is that of the Mandelbrot benchmark which is more computationally intensive, where the co-designed JVM has an execution time of < 10% of the regular software JVM and can tolerate a 1:53 ratio in technology before performance degrades below a software only solution.
The only critical negative parameter affecting performance is the communication bandwidth between partitions. Extensive timing simulations show that, when factoring in the use of a 32-bit 33 MHz PCI bus for communication, the performance of the benchmarks dramatically decreases. On average, the benchmarks run 10 times slower than a software JVM solution. This demonstrates that the communication rate between partitions is more critical than the processing ratio. Since new technology provides for an FPGA available through a fast system bus, the acceleration results of the co-designed JVM are the more indicative ones.
Summary
Significant improvements in the performance of an interpretive Java virtual machine can be achieved by the co-design strategy and run-time context switching strategy described in this paper. Although JIT compilation may achieve better results in many situations, there are some important cases when the co-design approach will be more cost-effective. This paper has presented research into providing a co-design solution of a virtual machine. Although all the experiments have been performed with the JVM as the subject system, the general principles of our partitioning strategy, hardware architecture and for the run-time context switching strategy should be applicable to other virtual machine systems.
The results to date have been promising and further research is continuing on extending and improving the work to date. These extensions and improvements include: Note 1: In Fig. 9 , the Mandelbrot benchmark under the optimistic algorithm has a low instruction percentage of hardware execution. This is an example of the algorithm's problem that is presented at the end of Section 7 in Fig. 6 .
Note 2: Ideal conditions are based on using the full partitioning scheme with a ratio of 1:1 between the speeds of the main processor and the hardware partition. In addition, no communication penalty is considered other than the processing necessary to serialise and de-serialise the data to be transmitted between partitions.
development of a cost function for evaluation of the different partitioning strategies; physical implementation of the hardware partition; development of a more efficient run-time scheduling algorithm; parallel execution of threads between the two processing elements; and optimising usage of the interface between hardware and software. Possibly the key result from this work is that the hardware partition is capable of performing a significant portion of the overall computation. As such, one of the key improvements can be to utilise both the hardware and software partitions working in parallel. This will more effectively utilise the host processor and potentially raise the level of performance to compete with a JIT solution. Likewise, if a reconfigurable device is used to implement the hardware partition it could potentially be used to perform supplemental computations during idle times. One potential usage would be to assist the class loading process. To date the work has focused on a processor coupled with a FPGA connected by a standard system bus, such as PCI. Future work is leading the research into a tighter coupling between partitions with a system-onchip design which will alleviate the major communication bottleneck problem.
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